Churiwala, Sanjay2019-08-162024-06-282019-08-162024-06-282011978-1-4419-9296-3https://drs.ess.gov.et/handle/123456789/78602enPrinciplesPrinciples of VLSI RTL DesignBook