Verilog Coding for Logic Synthesis

Thumbnail Image

Files

50.pdf (1.28 MB)

Date

2003

Authors

Journal Title

Journal ISSN

Volume Title

Publisher

John Wiley & Sons, Inc

Abstract

Description

Keywords

Verilog Coding for Logic Synthesis

Citation

URI

https://drs.ess.gov.et/handle/12345678/77320

Collections

Mathematics
@ ETHIOPIAN STATISTICAL SERVICE 2024